News Update

Hungary decides to withdraw from International Criminal CourtGoyal to inaugurate Startup Mahakumbh at Bharat MandapamPM Modi holds talks with Thai leadership; stresses on N-E emerging as connectivity hubGST - Once orders are passed in violation of principles of natural justice, Court cannot impose any condition requiring petitioner to make any deposit - However, voluntary payment of 25% of disputed tax accepted and matter remanded: HCDoT intensifies action to curb Unsolicited Commercial CommunicationGST - When respondents intended to pass orders confirming demand, they ought to have provided an opportunity of hearing - Dropping proceedings, based on reply filed, can very well be done: HCTrumps withdraws exemption for small parcels from ChinaGST - Time limit prescribed u/s 73(2) for issuance of SCN is mandatory and if there is any violation of the aforesaid period, the same would render the SCN otiose: HCRailways achieves Rs 2.56 Lakh Crore Revenue in 2023-24GST - Appeal has been rejected stating that no application for adjournment was submitted and no further adjournment can be allowed - Grounds canvassed in the appeal petition have not been adverted to by the appellate authority - Matter remanded: HC10 killed as bus and microbus bump into each other in BangladeshGST - Cancellation of registration - Ends of justice would warrant the petitioner being accorded an opportunity to furnish a response to SCN: HCNHAI achieves robust growth in National Highway ConstructionGST - Authority has failed to assign or accord any reasoning or even allude to the response submitted by petitioner, while confirming the demand - Order unreasoned, hence will not sustain: HCGST Council needs to focus more on structural flaws rather than 'scalpelling'!Cus - Penalty imposed on steamer agent for exporting goods with cancelled LEO - export remittance was received, indicating that export indeed occurred; Customs website reflected goods as ready for shipment - penalty quashed: CESTATIndia-Australia Trade Agreement celebrates 3rd Anniversary of signingCus - Exemption under EPCG scheme cannot be denied solely on grounds that it was not claimed at the time of import of relevant goods; exemption can be claimed at time of de-bonding of the goods: CESTATIndia surpasses US and Europe by producing 1,681 LocomotivesST - Reimbursable expenses, operational surplus and freight brokerage are not taxable under CHA or Business Auxiliary Services: CESTATGovt spurs Chip Manufacturing with Fiscal Support42 Organizations publish 1459 write-ups under Anubhav Awards SchemeDFS Secretary chairs meeting on revamping of Central KYC RecordsI-T- Anonymous Donation Addition Under Section 115BBC Requires Proper Verification : ITATTrump’s ‘Liberation Day’ - 10% baseline tariff on all exporters + 34% on China + 26% on India; 25% on South Korea; 24% on Japan & 20% on EUI-T- Requirement to Consider All Grounds for Condonation of Delay in Appeals : ITATImpact of tariffs - Gold hits new high + bonds surge but stocks nosediveCentre imposes President’s rule in ManipurTrump exempts oil imports from tariffsI-T- Assessment Order Can Be Revised Under Section 263 If Key Issues Remain Unverified : ITATTrump relents on friends - Just 10% tariff on UK and Australia
 
Govt spurs Chip Manufacturing with Fiscal Support

 

By TIOL News Service

NEW DELHI, APR 03, 2025: GOVERNMENT has approved Semicon India programme with a total outlay of Rs 76,000 crore for the development of semiconductor and display manufacturing ecosystem in India. which provides:

i. Fiscal support of 50% of the project cost on pari-passu basis for setting up of Silicon Complementary Metal-Oxide-Semiconductor (CMOS) based Semiconductor Fabs in India.

ii. Fiscal support of 50% of Project Cost on pari-passu basis for setting up of Display Fabs in India.

iii. Fiscal support of 50% of the Capital Expenditure on pari-passu basis for setting up of Compound Semiconductors / Silicon Photonics (SiPh) / Sensors (including Micro-Electro-Mechanical Systems) Fab/ Discrete Semiconductor Fab and Semiconductor Assembly, Testing, Marking and Packaging (ATMP) / Outsourced Semiconductor Assembly and Test (OSAT) facilities in India.

iv. Product Design Linked Incentive of up to 50% of the eligible expenditure subject to a ceiling of Rs.15 Crore per application and also “Deployment Linked Incentive” of 6% to 4% of net sales turnover over 5 years subject to a ceiling of Rs.30 Crore per application for incentivising chip design.

Government has also approved modernisation of Semi-Conductor Laboratory, Mohali to enhance efficiency and cycle time.

Government has approved five semiconductor manufacturing projects that includes One Semiconductor Fabrication facility and four Semiconductor ATMP/OSAT facilities under Semicon India Program with cumulative investment of around Rs. 1,52,000 crore.  The approved projects are under various phases of implementation and are expected to be completed in 4-6-year timeframe.

Further, to strengthen semiconductor manufacturing and creating a semiconductor ecosystem in the country, Government has entered in Memorandum of Understanding (MoU) with USA, European Union, Japan and Singapore.

Semiconductor manufacturing is very complex and Technology intensive sector which requires specialized skilled manpower. To address this, the following measures have been taken by the Government:

1. All India Council for Technical Education (AICTE) has launched the new curriculum for B. Tech in Electronics Engineering (Very Large-Scale Integration (VLSI) Design and Technology), Diploma in Integrated Circuit (IC) manufacturing and Minor Degree in Electronics Engineering (VLSI Design and Technology), as a step towards creation of Talent pool in Semiconductor domain.

2. Government has launched the Chips to Startup (‘C2S') programme which plans to train 85,000 industry ready workforce at about 113 participating institutions in VLSI and Embedded System Design. More than 43,000 engineering students have been onboarded for training at 113 organizations under C2S Programme till date.

3. A Skilled Manpower Advanced Research and Training (SMART) Lab has been setup in NIELIT Calicut in 2022 with an aim to train one lakh engineers nation-wide within 5 years in VLSI and Embedded System design. More than 42,000 engineers have been trained nationwide using the SMART Lab.

4. Further, the following collaborations/ partnerships have been entered into by India Semiconductor Mission (ISM) to encourage skill development:

i. MoU between ISM with IISc and Lam Research: To train about 60,000 Indian engineers in the upcoming 10 years through Lam Research's Semiverse platform.

ii. MoU between ISM and IBM:  To facilitate Indian students/professionals to build a broad skill base by gaining access to laboratories and research focal centers and establishing internship and fellowship programs.

iii. MoU between ISM with Purdue University: To promote the cutting-edge research and development and commercialization thereof, curating skilled talent pool and investment opportunities in India enabling the Indian professionals to explore their potential in the semiconductor and display space.

Government is focused on its objective of building the overall semiconductor design and manufacturing ecosystem with an emphasis on fostering R&D in semiconductor area in the country. MeitY supports R&D projects in the area of semiconductors at academic institutions, research organizations, and startup companies through a dedicated R&D Scheme. Some of them includes but not limited to the following- nanotechnology, semiconductor materials, semiconductor processes, chip design, semiconductor IP Cores etc

This information was given by the Minister of State for Electronics & Information Technology Jitin Prasada in Lok Sabha yesterday.

 


POST YOUR COMMENTS